April 5, 2004

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Fr: George O. Saile, Reg. No. 19,572 28 Davis Avenue Poughkeepsie, N.Y. 12603

Subject:

Serial No. 10/790,579 03/01/04

Peter Lee et al.

ARRAY ARCHITECTURE AND PROCESS FLOW OF NONVOLATILE MEMORY DEVICES FOR MASS STORAGE APPLICATIONS

INFORMATION DISCLOSURE STATEMENT

Enclosed is Form PTO-1449, Information Disclosure Citation
In An Application.

The following Patents and/or Publications are submitted to comply with the duty of disclosure under CFR 1.97-1.99 and 37 CFR 1.56.

CERTIFICATE OF MAILING

I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450, on April 12, 2004.

Stephen B. Ackerman, Reg.# 37761

Signature/Date Signature/Date

AP-99-005BB

Atwood et al., "Intel Strata Flash TM Memory Technology Overview," Intel Technology Journal, 4th quarter 1997, pp.1-12, describes a stacked gate structure in which an ETOX process is used to produce a multiple level cell to store two bit in the same memory cell.

- U.S. Patent 5,828,600 to Kato et al., "Non-Volatile Semiconductor Memory," describes a nonvolatile semiconductor memory where the cells are a MOSFET with a floating gate and have low power, high speed and reduced cell area.
- U.S. Patent 5,095,344 to Harari, "Highly Compact EPROM and Flash EEPROM Devices," discloses a highly compact flash memory device using an intelligent programming technique to allow multiple bits to be stored in each cell and an intelligent erase program to extend the useful life of each cell.
- U.S. Patent 5,029,130 to Yeh, "Single Transistor Non-Volatile Electrically Alterable Semiconductor Memory Device," discloses a single transistor electrically programmable and erasable memory cell using a split gate which allows the control gate to control a portion of the channel and the floating gate to control the remaining portion of the channel.

AP-99-005BB

U.S. Patent 5,400,279 to Momodomi et al., "Nonvolatile Semiconductor Memory Device with NAND Cell Structure," discloses a nonvolatile memory device with a NAND cell structure.

Sincerely,

Stephen B. Ackerman,

Reg. No. 37761

.... Lot 1

Form PTO								AP-G	- 100 SB	1 '	0/79	0,57	a
O'RIFO		14 V	ИО ЛЛ	מאו מאו	SCL	OSURE C ICATION	HOITATI	Applicant		eta		, , ,	
APR 1 5	204 ·	2				corray)		FHOR Date			יאט זיז מאין	.,	
187	30.50						U. S'. PAT	ENT DO		04		 	
DX MINET	DOCUMENT HOMBER			BER	סאזג	DATE			CULL	Macmi	ለሁ <u>ለ</u> ት ኢትየበ	3 DATE	
	5	8	28	6	00	10/27/9	r Kato	et		365	185.11	,	0/96
			ĺ			3/21/95	_	domi	etal	365	185	5/2	
	ı	11		1 1	1	3/10/92				357	23.5	6/8	188
	5	0		11		1	Yeh			365	185	1/2	190
						1-1-6-1							
								· .					
	-		_	-	_								
		- -	_	-	_ _								
	- 			-	_ _								
	·]									<u> </u>			
						}	FOREIGN PA	11-011	MULLINE				
	T	-111.15	217 11	111.10	en -	 			OCOMENIA		511001.50	Transla	tica
	-	cunc	ит и	บนถ	en	OUTE		UNTRY	OCOMENTS	cuss	SUBCLASS	Transla	llen NO
	-	curc	ити	บนธ	en -	 			·		SUBCLASS		,
	-	CURC	ити	ULD:	EN	 					SUBCLASS		,
	-	CURC	NT H	UMB	en	 			·		SUBCLASS		,
	-	CULC	NT N	ULB:	EN	 			·		SUBCLASS		
						CATE	CO DTHER DOC	UNTRY	S. Hosturfron Aut	CUSS	la Particon I	YES	МО
						CATE	CO DTHER DOC	UNTRY	S. Hosturfron Aut	CUSS	la Particon I	YES	NO
						CATE	CO DTHER DOC	UNTRY	S. Hosturfron Aut	CUSS	la Particon I	YES	NO
						CATE	CO DTHER DOC	UNTRY	S. Hosturfron Aut	CUSS	la Particon I	YES	NO
						CATE	СО	UNTRY	S. Hosturfron Aut	CUSS	la Particon I	YES	NO
						CATE	CO DTHER DOC	UNTRY	S. Hosturfron Aut	CUSS	la Particon I	YES	NO
						CATE	CO DTHER DOC	UNTRY	S. Hosturfron Aut	CUSS	la Particon I	YES	NO
EXAMINET						CATE	CO DTHER DOC	UNTRY	including Autata Flo	CUSS	la Particon I	YES	NO
						CATE	CO DTHER DOC	UMENTS	including Autata Flo	CUSS	la Particon I	YES	МО

citation if not in conformance and not considered. Include convol this form with next communication to the anoticans